

Introduction To VLSI

- ⇒ What Is VIsi? Evolution Of VIsi
- ⇒ VIsi Design Flow Overview

- ⇒ Applications Of VIsi In Real Life

Digital Electronics

- ⇒ Number Systems , Conversions
- Logic Gates, boolean Algebra,
 Minimization Techniques (k-maps)
- Combinational Circuits : Adders,
 Mux, Encoders, decoders, Comparators
- Sequential Circuits : Latches,
 Flipflops,registers,shift Registers
- ⇒ Fsms: Moore And Melay Machines

Verilog HDL

- ⇒ Verilog Syntax: Modules,ports,nets,registers
- Modeling Styles: Behavioral,dataflow,structural
- Procedural Blocks : Always,initial, Blocking/non-blocking
- □ Tasks And Functions, Parameterization, fork Join
- □ Design Hierarchy And Testbenches
- ⇔ Simulation With Eda Playground And Modelsim

SYSTEM VERILOG

- Data Types: Logic,bit,arrays,packed/unpacked
- ➡ Interfaces, fork Join None, Fork Join Any
- ⇒ Randomization, constraints, for Each Loops
- System Verilog Assertions(sva): Immediate And Concurrent
- ⇒ Functional Coverage: Coverpoints, cross Coverage

UVM

- Introduction To Verification Methodologies Uvm
- Verification Planning And Testbench Architectrure
- ⇒ Uvm Overview : Components





QualityThought

©91211 88426

Quality Thought Infosystems India (P) Ltd. #302, Nilgiri Block, Ameerpet, Hyderabad-500016 www.qualitythought.in | info@qualitythought.in